Digital Signal Processing (DSP) System Design
For more information contact:
Leading specialistOrdynskaya Marina Yurievna, room 607-7., tel. +375 17 397-82-95, +375 29 639-65-63,
e-mail:ordinskaya@bsuir.by
leading specialistKrischenovich Veronika Anatolyevna,room 607-7., tel. +375 17 397-82-95, +375 29 390-88-95,
e-mail:krish@bsuir.by
Deputy DeanGarbuz Vitaly Borisovich, room 402-8., tel. +375 29 686-61-14,
e-mail:garbuz@bsuir.by
Registration is carried out via an electronic form. Training begins as groups are formed.
Price
****
Duration
36 hours
About the program
Course program
FPGA and SoC architectures in terms of DSP.
DSP Builder package, Quartus II/ISE, Vivado in terms of DSP.
Preparation of DSP algorithms using MATLAB package.
Simulation of DSP algorithms.
Obtaining descriptions in Verilog/VHDL languages.
DSP generator.
IP cores for DSP.
Combining the operating blocks of the DSP system.
DSP project simulation.
Apply for the program
Digital Signal Processing (DSP) System Design